

<sup>1</sup>Dep. de Electrónica e Telecomunicações / Instituto de Telecomunicações, Universidade de Aveiro, 3810 Aveiro, Portugal

<sup>2</sup>Dep. de Física / U. D. Remota, Universidade da Beira Interior Covilhã, 6200 Covilhã, Portugal

## Abstract

In the first group, the VCO (Voltage Controlled Oscillator) synchronizes with the input deterministic phase of an expected periodic transition. In the second group the VCO synchronizes with the input random phase of an unexpected no periodic transition.

The objective is to evaluate the two synchronizers groups with the four topologies and to observe their jitter behaviors with the noise.

**Key words:** Synchronism in Digital Communications

## I. INTRODUCTION

Basically, the synchronizer consists on a VCO, that is able to follow the phase and frequency of the input signal. This input signal can be a deterministic signal or a random signal.

This work study two groups of synchronizers, namely the deterministic phase synchronizers and the random phase synchronizers [10, 11, 12, 13, 14, 15, 16, 17].

In the first group, the phase comparator compares the VCO periodic phase with the input deterministic phase of a periodic signal (deterministic regular wave). In the second group, the phase comparator compares the VCO periodic phase with the input random phase of a no periodic signal (random irregular data sequence).

Each group has four topologies, which are the analog, the hybrid, the combinational and the sequential.

Fig.1 shows the block diagram of the general synchronizer.




Fig.1 General deterministic or random synchronizer

F(s) is the loop filter, Ko is the VCO gain, Kf is the phase comparator gain and Ka is the amplification gain that acts in the locus root determining the desired characteristics.

After, we test the four types of each group with a signal corrupted by noise.

Then, we present the results and with some comparisons.

Finally, we present the conclusions.

## II. DETERMINISTIC PHASE SYNCHRONIZERS

In this synchronizers group, the periodic VCO synchronizes with an input deterministic signal which is a periodic regular wave. Depending on the deterministic phase comparator block, since the other blocks are equal, we will consider four synchronizer types which are the analog, the hybrid, the combinational and the sequential [1, 2].

Fig.2 shows the analog type, whose phase comparator is based on the analog ideal switch (multiplier).




Fig.2 Analog deterministic phase synchronizer

The two inputs at the phase comparator are both analog, so we have the analog type (full-analog). So we have the analog deterministic phase synchronizer.

This deterministic phase comparator is a device without memory because the ideal multiplier is an analog component without memory.

Fig.3 shows the hybrid type, whose phase comparator is based on an hybrid real switch.




Fig.3 Hybrid deterministic phase synchronizer

The entered input is digital and the entered VCO is analog so we have the hybrid type (semi-analog). So we have the hybrid deterministic phase synchronizer.

This deterministic phase comparator is a device without memory because the real switch is an hybrid component without memory.

<sup>1,2</sup>UA-UBI

Fig.4 shows the combinational type, whose phase comparator is based on an exor gate.




Fig.4 Combinational deterministic phase synchronizer

The two inputs at the phase comparator are both digital, the phase comparator output is only function of the inputs. So we have the combinational (digital combinational) deterministic phase synchronizer.

This deterministic phase comparator is a device without memory because the exor gate is a combinational component without memory.

Fig.5 shows the sequential type, whose phase comparator is based on a flip flop.




Fig.5 Sequential deterministic phase synchronizer

The two inputs at the phase comparator are both digital and the phase comparator output is simultaneously function of the inputs and its state. So we have the sequential (digital sequential) deterministic phase synchronizer.

This deterministic phase comparator is a device with memory because the flip flop is a sequential component with memory.

### III. RANDOM PHASE SYNCHRONIZERS

In this synchronizers group, the periodic VCO synchronizes with an input random signal which is a no periodic irregular data sequence. Depending on the random phase comparator block, since the other blocks are equal, we will consider four synchronizer types which are the analog, the hybrid, the combinational and the sequential [3, 4].

Fig.6 shows the analog type, whose phase comparator is based on analog ideal switches.




Fig.6 Analog random phase synchronizer

The two inputs at the random phase comparator are both analog, so we have the analog type (full-analog). So we have the analog random phase synchronizer.

This random phase comparator is a device without memory because the ideal multiplier is an analog component without memory.

Fig.7 shows the hybrid type, whose phase comparator is based on an hybrid real switch.




Fig.7 Hybrid random phase synchronizer

The entered input is digital and the entered VCO is analog so we have the hybrid type (semi-analog). So we have the hybrid random phase synchronizer.

This random phase comparator is a device without memory because the real switch is an hybrid component without memory.

Fig.8 shows the combinational type, whose phase comparator is based on an exor gate.




Fig.8 Combinational random phase synchronizer

The two inputs at the phase comparator are both digital, the phase comparator output is only function of the inputs. So we have the combinational (digital combinational) random phase synchronizer.

This random phase comparator is a device without memory because the exor gate is a combinational component without memory.

Fig.9 shows the sequential type, whose phase comparator is based on a flip flop and additional logic gates.




Fig.9 Sequential random phase synchronizer

The two inputs at the phase comparator are both digital and the phase comparator output is simultaneously function of the inputs and its state. So we have the sequential (digital sequential) random phase synchronizer.

This random phase comparator is a device with memory because the flip flop is a sequential component with memory.

### IV. DESIGN, TESTS AND RESULTS

We will present the design, the tests and the results of the referred synchronizers [6].

#### A. Design

To get guaranteed results, it is necessary to dimension all the synchronizers with equal conditions. Then it is necessary to design all the loops with identical linearized transfer functions.

The general loop gain is  $Kl = K_d \cdot K_o = K_a \cdot K_f \cdot K_o$  where  $K_f$  is the phase comparator gain,  $K_o$  is the VCO gain and  $K_a$  is the control amplification factor that permits the desired characteristics.

For analysis facilities, we use a normalized transmission rate  $t_x=1$  baud, what implies also normalized values for the others dependent parameters. So, the normalized clock frequency is  $f_{CK}=1$  Hz.

We choose a normalized external noise bandwidth  $B_n = 5$  Hz and a normalized loop noise bandwidth  $B_l = 0.02$  Hz. Later, we can disnormalize these values to the appropriated transmission rate  $t_x$ .

Now, we will apply a signal with noise ratio SNR given by the signal amplitude  $A_{ef}$ , noise spectral density  $N_o$  and external noise bandwidth  $B_n$ , so the  $SNR = A_{ef}^2 / (N_o \cdot B_n)$ . But,  $N_o$  can be related with the noise variance  $\sigma_n$  and inverse sampling  $\Delta\tau=1/\text{Samp}$ , then  $N_o=2\sigma_n^2 \cdot \Delta\tau$ , so  $SNR = A_{ef}^2 / (2\sigma_n^2 \cdot \Delta\tau \cdot B_n) = 0.5^2 / (2\sigma_n^2 \cdot 10^{-3} \cdot 5) = 25/\sigma_n^2$ .

After, we observe the output jitter UI as function of the input signal with noise SNR. The dimension of the loops is

- 1<sup>st</sup> order loop:

The loop filter  $F(s)=1$  with cutoff frequency 0.5 Hz ( $B_p=0.5$  Hz is 25 times bigger than  $B_l=0.02$  Hz) eliminates only the high frequency, but maintain the loop characteristics.

The transfer function is

$$H(s) = \frac{G(s)}{1+G(s)} = \frac{KdKoF(s)}{s + KdKoF(s)} = \frac{KdKo}{s + KdKo} \quad (1)$$

the loop noise bandwidth is

$$B_l = \frac{KdKo}{4} = Ka \frac{KfKo}{4} = 0.02 \text{ Hz} \quad (2)$$

Then, for the analog synchronizers, the loop bandwidth is

$$B_l = 0.02 = (Ka \cdot Kf \cdot Ko) / 4 \text{ with } (K_m=1, A=1/2, B=1/2; Ko=2\pi) \\ (Ka \cdot Km \cdot A \cdot B \cdot Ko) / 4 = 0.02 \rightarrow Ka = 0.08 \cdot 2 / \pi \quad (3)$$

For the hybrid synchronizers, the loop bandwidth is

$$B_l = 0.02 = (Ka \cdot Kf \cdot Ko) / 4 \text{ with } (K_m=1, A=1/2, B=0.45; Ko=2\pi) \\ (Ka \cdot Km \cdot A \cdot B \cdot Ko) / 4 = 0.02 \rightarrow Ka = 0.08 \cdot 2.2 / \pi \quad (4)$$

For the combinational synchronizers, the loop bandwidth is

$$B_l = 0.02 = (Ka \cdot Kf \cdot Ko) / 4 \text{ with } (K_f=1/\pi; Ko=2\pi) \\ (Ka \cdot 1/\pi \cdot 2\pi) / 4 = 0.02 \rightarrow Ka = 0.04 \quad (5)$$

For the sequential synchronizers, the loop bandwidth is

$$B_l = 0.02 = (Ka \cdot Kf \cdot Ko) / 4 \text{ with } (K_f=1/2\pi; Ko=2\pi) \\ (Ka \cdot 1/2\pi \cdot 2\pi) / 4 = 0.02 \rightarrow Ka = 0.08 \quad (6)$$

The jitter depends on the RMS signal  $A_{ef}$ , on the power spectral density  $N_o$  and on the loop noise bandwidth  $B_l$ .

For analog PLL the jitter is

$$\sigma_{\phi}^2 = B_l \cdot N_o / A_{ef}^2 = B_l \cdot 2 \cdot \sigma_n^2 \cdot \Delta\tau = 0.02 \cdot 10^{-3} \cdot 2 \sigma_n^2 / 0.5^2 = 16 \cdot 10^{-5} \cdot \sigma_n^2$$

For the others PLLs the jitter formula is more complicated.

- 2<sup>nd</sup> order loop:

The second order loop is not shown here, but the results are identical to the ones obtained above for the first order loop.

## B. Tests

The following figure (Fig.10) shows the setup that was used to test the various synchronizers.




Fig.10 Block diagram of the test setup

The receiver recovered clock with jitter is compared with the emitter original clock without jitter, the difference is the jitter of the received clock.

## C. Jitter measurer (Meter)

The jitter measurer (Meter) consists of a RS flip flop, which detects the random variable phase of the recovered clock (CKR), relatively to the fixed phase of the emitter clock (CKE). This relative random phase variation is the recovered clock jitter (Fig.11).




Fig.11 The jitter measurer (Meter)

The other blocks convert this random phase variation into a random amplitude variation, which is the jitter histogram. Then, the jitter histogram is sampled and processed by an appropriate program, providing the RMS jitter and the peak to peak jitter.

## D. Results

We will present separately the results of the two synchronizer groups beginning with the deterministic group and after the random group.

First, we show the curves of the jitter UI-RMS (Unit Interval Root Mean Square) as function of the signal-noise SNR (Signal to noise ratio) for the deterministic group, considering its four types: analog (ana-d), hybrid (hib-d), combinational (cmb-d) and sequential (seq-d) (Fig.12).




Fig.12 Jitter-SNR curves of the four deterministic synchronizers (a,h,c,s)

We verify, that for high SNR, the synchronizers without input limiter (ana) is disadvantageous over the others with input limiter (hib, cmb, seq). However for low SNR the synchronizer with intern memory (seq) is slightly disadvantageous on the others without intern memory (ana, hib, cmb). This disadvantage can be minimized with a prefilter.

After, we show the jitter-SNR curves of the random synchronizer group considering its four types: the analog (ana-r), the hybrid (hib-r), the combinational (cmb-r) and the sequential (seq-r) (Fig.13).




Fig.13 Jitter-SNR curves of the four random synchronizers (a,h,c,s)

We verify that for high SNR the synchronizers without input limiter (ana) is disadvantageous over the others with input limiter (hib, cmb, seq). However, for low SNR the synchronizer with intern memory (seq) is slightly disadvantageous over the others without intern memory (ana, hib, cmb). This disadvantage can be minimized with a prefilter.

## V. CONCLUSIONS

We studied two synchronizers groups, which are the deterministic phase synchronizers and the random phase synchronizers, according to their phase comparator.

Each group has four types: the analog (ana), the hybrid (hib), the combinational (cmb) and the sequential (seq).

We verify that for high SNR, the synchronizer without input limiter (ana) is disadvantageous over the others with input limiter (hib, cmb, seq). This is comprehensible, because the limiter noise margin ignores low noise spikes.

However, for low SNR the synchronizers without input limiter (ana) becomes advantageous over the others with input limiter (hib, cmb, seq). This is comprehensible since the limiter provokes random gate commutations spikes. In the sequential type, this spikes cause also random state transitions which increases slightly the jitter. Anyway this last disadvantage can be minimized with a prefilter. However, the sequential type, due to its intern memory, has particular potentialities to provide automatic versions and frequency operation at submultiples of the transmission rate.

## VI. ACKNOWLEDGMENTS

The authors are grateful to the program FCT (Foundation for sScience and Technology).

## VII. REFERENCES

- [1] A. H. Jazwinski, "Filtering for Nonlinear Dynamical Systems" IEEE Tra. Automatic Control p.765 Oct. 1966.
- [2] J. C. Imbeaux, "performance of the delay-line multiplier circuit for clock and carrier synchronization", IEEE Jou. on Selected Areas in Communications p.82 Jan. 1983.
- [3] Werner Rosenkranz, "Phase Locked Loops with limiter phase detectors in the presence of noise", IEEE Trans. on Communications com-30 N°10 pp.2297-2304. Oct 1982.

- [4] H. H. Witte, "A Simple Clock Extraction Circuit Using a Self Sustaining Monostable Multivibrat. Output Signal", Electronics Letters, Vol.19, Is.21, pp.897-898, Oct 1983.
- [5] Charles R. Hogge, "A Self Correcting Clock Recovery Circuit", Journal of Lightwave Technology, Dec. 1985.
- [6] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho "A New Technique to Measure the Jitter", Proc. III Conf. on Telecommunications pp.64-67 Ffoz-PT 23-24 Apr 2001.
- [7] Marvin K. Simon, William C. Lindsey, "Tracking Performance of Symbol Synchronizers for Manchester Coded Data", IEEE Transactions on Communications Vol. com-25 N°4 pp.393-408, April 1977.
- [8] Jung-Hui Chiu, Lin-Shan Lee "The Minimum Likelihood - A New Concept for Bit Synchronization", IEEE Transactions on Communications, Vol. com-95 N°5, pp.545-549, May 1987.
- [9] J. B. Carruthers, D. D. Falconer, H. M. Sandler, L. Strawczynski, "Bit Synchronization in the Presence of Co-Channel Interference", Proc. Canadian Conference on Electrical and Computer Engineering pp.4.1.1-4.1.7, Ottawa, Canada, 3-6 Sep. 1990.
- [10] Johannes Huber, Weilin Liu "Data-Aided Synchronization of Coherent CPM-Receiver" IEEE Transactions on Communications Vol.40 N°1, pp.178-189, Jan. 1992.
- [11] K. Bucket, M. Moeneclaey, "The Effect of Non-Ideal Interpolation on Symbol Synchronization Performance", Proc. 3rd European Confer. on Satellite Communication pp.379-383, Manchester-UK, 2-4 Nov. 1993.
- [12] Antonio A. D'Amico, Aldo N. D'Andrea, Ruggero Reggianni, "Efficient Non-Data-Aided Carrier and Clock Recovery for Satellite DVB at Vary Low Signal-to-Noise Ratios", IEEE Journal on Satellite Areas in Communications Vol.19 N°12 pp.2320-2330, Dec. 2001.
- [13] Yimin Jiang, Feng-Wen Sun, John S. Baras, "On the Performance Limits of Data-Aided Synchronization", IEEE Transaction on Information Theory Vol. 49 N°1, pp.191-203, Jan 2003.
- [14] Rostislav Dobkin, Ran Ginosar, Christos P. Sotiriou "Data Synchronization Issues in GALS SoCs", Proc. 10th International Symposium on Asynchronous Circuits and Systems, pp.CD-Ed., Crete-Greece 19-23 Apr. 2004.
- [15] M. J. Canet, I. J. Wassell, J. Valls, V. Almenar, "Performance Evaluation of Fine Time Synchronizers for WLANS", Proc. 13th European Signal Processing Conference, pp.CD-Edited, Antalya-Turk. 4-8 Sep. 2005.
- [16] N. Noels, H. Steendam, M. Moeneclaey, "Effectiveness Study of Code-Aided and Non-Code-Aided ML-Based Feedback Phase Synchronizers", Proc. IEEE International Conference on Communications (ICC'06) pp.2946-2951, Istambul-Turkey, 11-15 June 2006.
- [17] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho "Synchronizers Operating by Two or One Data Transitions", Proc. V Symposium on Enabling Optical Network and Sensors (SEONs 2007) pp.87-88, Aveiro-PT 29-29 June 2007.